Asynchronous Behavior Related Retiming in Gated-Clock GALS Systems

نویسندگان

  • Sam Farrokhi
  • Masoud Zamani
  • Hossein Pedram
  • Mehdi Sedighi
چکیده

Although retiming is a well known method to optimize various characteristics of synchronous circuits, this method has rarely been applied to the synchronous blocks of a Globally Asynchronous Locally Synchronous (GALS) system. In this paper, communication protocols of gated-clock based wrappers have been analyzed for applying retiming algorithm to improve performance. Through the introduction of a new algorithm, it will be shown that a careful application of retiming concepts will not only prevent metastability problems between synchronous blocks of a GALS system, it can also reduce the communication gaps among those blocks whereby increasing their operating frequency. To demonstrate the effectiveness of the proposed algorithm, a 3-stage pipeline implementation of 16N digital filter is used as a locally synchronous block. Our experiments show a 23.2% increase in filter’s operating frequency compared to other optimized circuits using original retiming algorithm and common reliable metastability-free methods.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Asynchronous Locally Synchronous Wrapper Circuits

This paper focuses on prototyping pausible and gated In this paper, after presenting an overview on the pausible clock based GALS systems on commercial FPGAs. Pausible clock clock based and gated clock based GALS systems in sections II based GLAS systems use an on-chip clock generator to generate and III, the implementation of GALS on commercial FPGA pausible clock pulses whereas gated clock ba...

متن کامل

Contributions to Asynchronous Communication Ports for GALS Systems

Digital systems commonly use a single global clock signal to synchronize the whole system. This is not always possible and it can be more advantageously to divide the system into separate clock domains, where each clock domain can operate with its own clock frequency. Communication between the different clock domains are not trivial and must be handled with care. Several schemes can be used dep...

متن کامل

Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’s

Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic whose locally generated clock has an independent frequency and phase. Data is exchanged between cores using an asynchronous communication protocol. The nondeterministic synchronization strategies used by most GALS architectures...

متن کامل

GALS system design: side channel attack secure cryptographic accelerators

The integrated circuit manufacturing technology improves almost daily, and enables designers to construct circuits that are both smaller and are able to work faster. While this increases the performance and allows more functions to be integrated on to micro-chips, it also poses significant challenges to designers. Conventional digital circuits rely on a global clock signal to function. These ci...

متن کامل

Globally Asynchronous Elastic Logic Synthesis

The main aim of this project is to deliver an integrated design methodology for synthesising digital systems with mixed synchronous-asynchronous architectures. The proposed technique combines Globally Asynchronous Locally Synchronous (GALS) design with Elastic Logic principles. Elastic Logic and Asynchronous design are envisioned to share a common timing discipline which should simplify the GAL...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008